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Abstract: The UML Proﬁle for Modeling and Analysis of Real-Time and Embedded systems
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analyses on MARTE models.
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Les opérateurs CCSL sous forme de systèmes de transitions
infinis
Résumé : Le proﬁl UML pour la modélisation et l’analyse de syst‘emes temps réel et
embarqués (MARTE) promet d’être un environnement général pour la conception et l’analyse
de syst‘emes. De nombreux travaux ont présenté les capacités de modélisation de MARTE,
beaucoup moins ont présenté les capacités de vériﬁcation exhaustive. Le langage CCSL (Clock
Constraint Speciﬁcation Language) a été initialement introduit comme une annexe de MARTE
pour oﬀrir un support à la vériﬁcation formelle de propriétés causales et temporelles sur des
modèles MARTE.
Ce travail introduit formellement une sémantique à base de systèmes de transitions étiquetées.
C’est une étape importante pour permettre l’analyse exhaustive de modèles MARTE/CCSL.
Mots-clés : temps-logique, UML MARTE, CCSL, systèmes de transitions inﬁnis
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1 Introduction
The uml Proﬁle for Modeling and Analysis of Real-Time and Embedded systems [1] (marte),
adopted in November 2009, has introduced a Time model [2] that extends the informal Simple
Time of The Uniﬁed Modeling Language (uml 2.x). This time model is general enough to
support diﬀerent forms of time (discrete or dense, chronometric or logical). Its so-called clocks
allow enforcing as well as observing the occurrences of events and the behavior of annotated
uml elements. The time model comes with a companion language called the Clock Constraint
Speciﬁcation Language (ccsl) [3] and deﬁned in an annex of the marte speciﬁcation. Initially
devised as a simple language for expressing constraints between clocks of a marte model, ccsl
has evolved and has been developed independently of the uml. ccsl is now equipped with a
formal semantics [3] and is supported by a software environment (TimeSquare [4]1) that allows
for the speciﬁcation, solving, and visualization of clock constraints.
marte promises a general modeling framework to design and analyze systems. Lots of works
have been published on the modeling capabilities oﬀered by marte, much less on veriﬁcation
techniques supported. While the initial semantics of ccsl is described as a set of rewriting
rules [3], this paper proposes as a ﬁrst contribution a state-based semantics for each of the kernel
ccsl operators. The global semantics emerging of the parallel composition of ccsl constraints
then becomes the synchronized product of the automaton of each individual constraint. Since
automaton for some ccsl operators can be inﬁnite, this requires speciﬁc attention to compute
the synchronized product. The second contribution is an algorithm that builds the synchronized
product. The algorithm terminates when the set of states reachable through the synchronized
product is ﬁnite. The third contribution is a discussion on a suﬃcient condition to guarantee
that the synchronized product is actually ﬁnite.
Section 4 proposes a state-based semantics for ccsl. Section 5 discusses boundness issues
on ccsl speciﬁcations. Section 6 illustrates the use of ccsl for architecture-driven analysis. It
shows how abstract representations of the application and the architecture are built and how
the two models are mapped through an allocation process. Section 7 makes a comparison with
related works.
2 The Clock Constraint Specification Language
The Clock Constraint Speciﬁcation Language (ccsl) has been developed to elaborate and reason
on the logical time model [2] of marte. A technical report [3] describes the syntax and the
semantics of a kernel set of ccsl constraints.
The notion of multiform logical time has ﬁrst been used in the theory of Synchronous lan-
guages [5] and its polychronous extensions [6]. The use of tagged systems to capture and compare
models of computations was advocated by [7]. ccsl provides a concrete syntax to make the poly-
chronous clocks become ﬁrst-class citizens of uml-like models.
A clock c is a totally ordered set of instants, Ic. In the following, i and j are instants. A time
structure is a set of clocks C and a set of relations on instants I =
⋃
c∈C Ic. ccsl considers two
kinds of relations: causal and temporal ones. The basic causal relation is causality/dependency,
a binary relation on I: 4⊂ I × I. i 4 j means i causes j or j depends on i. 4 is a pre-order on
I, i.e., it is reﬂexive and transitive. The basic temporal relations are precedence (≺), coincidence
(≡), and exclusion (#), three binary relations on I. For any pair of instants (i, j) ∈ I × I in a
time structure, i ≺ j means that the only acceptable execution traces are those where i occurs
strictly before j (i precedes j). ≺ is transitive and asymmetric (reﬂexive and antisymmetric).
1http://timesquare.inria.fr
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i ≡ j imposes instants i and j to be coincident, i.e., they must occur at the same execution step,
both of them or none of them. ≡ is an equivalence relation, i.e., it is reﬂexive, symmetric and
transitive. i # j forbids the coincidence of the two instants, i.e., they cannot occur at the same
execution step. # is irreﬂexive and symmetric. A consistency rule is enforced between causal
and temporal relations. i 4 j can be reﬁned either as i ≺ j or i ≡ j, but j can never precede i.
In this paper, we consider discrete sets of instants only, so that the instants of a clock can
be indexed by natural numbers. For a clock c ∈ C, and for any k ∈ N>0, c[k] denotes the kth
instant of c.
3 Definitions
3.1 Logical time model
Clocks in ccsl are used to measure dates of occurrences of events in a system. Logical clocks
replace physical dates by a logical sequencing. We never presume that clocks or events are
described relative to a global physical time but we rather consider that clocks are independent
of each other.
Definition 1 (Logical clock) A clock c belongs to a set of propositions C.
Clocks are assumed to be independent of each other. During the execution of a system, clocks
tick according to occurrences of related events. The schedule captures what happens during one
particular execution.
Definition 2 (Schedule) A schedule is deﬁned as a function Sched : N>0 → 2C. Given an
execution step s ∈ N>0, and a schedule σ ∈ Sched, σ(s) denotes the set of clocks that tick at
step s.
For a given schedule, it is useful to know the relative advance of clocks, i.e., their conﬁguration.
Definition 3 (Clock configuration) For a given schedule σ, the conﬁguration is deﬁned as
χσ : C × N→ N. ∀c ∈ C, it is deﬁned recursively as:
• χσ(c, 0) = 0, the initial conﬁguration,
• ∀n > 0, χσ(c, n) = χσ(c, n− 1) if c /∈ σ(n),
• ∀n > 0, χσ(c, n) = χσ(c, n− 1) + 1 if c ∈ σ(n).
For a clock c ∈ C, and a step n ∈ N, χσ(c, n) denotes the number of times the clock c has
ticked at step n for the given schedule σ.
The Clock Constraint Speciﬁcation Language is used to specify a set of valid schedules. Since a
ccsl speciﬁcation does not assume a global time, there is usually an inﬁnite number of schedules
that satisfy a given speciﬁcation. If there is no satisfying schedule, then the speciﬁcation is
ill-formed.
Definition 4 (CCSL specification) A ccsl speciﬁcation Spec is a tuple 〈C, Rel,Def〉, where
C is a set of clocks, Rel and Def are two disjoint sets collectively called ccsl constraints, Rel
is a set of clock relations whereas Def is a set of clock deﬁnitions.
Inria
State-based representation of CCSL operators 5
3.1.1 Clock relations
Definition 5 (Primitive CCSL relations) We deﬁne the set of primitive relation operators:
RelOp = { ⊂ , # , ≺ , 4 }.
A Clock relation is Rel : C × RelOp× C. Let left : Rel → C be the function that gives the left
clock involved in a relation. Let right : Rel→ C be the function that gives the right clock involved
in a relation. Let op : Rel→ RelOp be the function that gives the operator involved in a relation.
The ﬁrst two relations are synchronous. They force clocks to tick or not to tick depending
on whether another clock ticks or not. Subclocking prevents a subclock c1 from ticking when its
super clock c2 does not tick. In other words, c1 is a subclock of c2 for a given schedule iﬀ c1 only
ticks when c2 ticks. Exclusion prevents two clocks from ticking simultaneously. Synchrony forces
two clocks to tick always simultaneously. Their satisfaction rules are given below.
Definition 6 (Synchronous relations) The satisfaction rules for the synchronous constraints
with regards to a given schedule σ are:
σ |=ccsl c1 ⊂ c2 ⇐⇒ ∀n ∈ N>0, c1 ∈ σ(n) =⇒ c2 ∈ σ(n) (Subclocking) (1a)
σ |=ccsl c1 # c2 ⇐⇒ ∀n ∈ N>0, c1 /∈ σ(n) ∨ c2 /∈ σ(n) (Exclusion) (1b)
Note that by deﬁnition, Subclocking is a pre-order on C, i.e., it is reﬂexive and transitive.
The latter two relations are asynchronous. They forbid clocks to tick depending on what has
happened on other clocks in the earlier steps. Causality requires a clock c1 to be always in advance
on another clock c2 but allows the case where the two clocks tick synchronously. Precedence is a
stronger form that forbids pure Synchrony and requires c1 to be strictly in advance on c2.
Definition 7 (Asynchronous relations) The satisfaction rules for the asynchronous constraints
with regards to a given schedule σ are:
σ |=ccsl c1 4 c2 ⇐⇒ ∀n ∈ N, χσ(c1, n)− χσ(c2, n) ≥ 0 (Causality)
(2a)
σ |=ccsl c1 ≺ c2 ⇐⇒ ∀n ∈ N, (χσ(c1, n) = χσ(c2, n)) =⇒ c2 /∈ σ(n+ 1) (Precedence)
(2b)
Note: Causality is another pre-order on C.
Proposition 1 (Precedence implies causality) The Precedence is a stronger form of causal-
ity: σ |=ccsl c1 ≺ c2 =⇒ σ |=ccsl c1 4 c2
Proof of Proposition 1 By recursion on χσ.
HR(n) = χσ(c1, n) ≥ χσ(c2, n).
HR(0) is true since χσ(c2, 0) = χσ(c1, 0) = 0.
Assume HR(n-1).
• If χσ(c1, n − 1) = χσ(c2, n − 1) then Eq. 2b =⇒ c2 /∈ σ(n) =⇒ (Def. 3) (χσ(c1, n) ≥
χσ(c1, n− 1) ∧ χσ(c2, n) = χσ(c2, n− 1)) =⇒ HR(n)
• If χσ(c1, n− 1) > χσ(c2, n− 1). The worst case is if c2 ∈ σ(n) ∧ c1 /∈ σ(n), which implies
(χσ(c1, n) = χσ(c1, n− 1) ∧ χσ(c2, n) = χσ(c2, n− 1) + 1) and then HR(n).
RR n° 8334
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3.1.2 Clock definitions
A clock deﬁnition is of the form c , e where c ∈ C and e is a clock expression. We consider two
kinds of expressions the binary expressions and the unary expressions.
Definition 8 (Primitive CCSL binary expressions) The primitive binary expressions are
BinExpr : C × ExprOp × C, where ExprOp = { + , ∗ , ∧ , ∨ }.
We deﬁne first : BinExpr → C the function that gives the ﬁrst clock involved in a binary
expression.
We deﬁne second : BinExpr → C the function that gives the second clock involved in a binary
expression.
We deﬁne op : BinExpr → ExprOp the function that gives the operator involved in a binary
expression.
The ﬁrst two clock expressions are based on Subclocking. Union builds the slowest super clock
of two given clocks. Intersection builds the fastest clock that is a subclock of two given clocks.
Definition 9 (Union and intersection) The satisfaction rules of Union and Intersection for a
given schedule σ are:
σ |=ccsl u , c1 + c2 ⇐⇒ ∀n ∈ N>0, u ∈ σ(n)⇔ c1 ∈ σ(n) ∨ c2 ∈ σ(n)(Union) (3a)
σ |=ccsl i , c1 ∗ c2 ⇐⇒ ∀n ∈ N>0, i ∈ σ(n)⇔ c1 ∈ σ(n) ∧ c2 ∈ σ(n)(Intersection) (3b)
The following clock expressions are based on Causality. Infimum builds the slowest clock that
is faster than two given clocks. Supremum builds the fastest clock that is slower than two given
clocks.
Definition 10 (Infimum and Supremum) The satisfaction rules of Infimum and Supremum
for a given schedule σ are:
σ |=ccsl inf , c1 ∧ c2 ⇐⇒ ∀n ∈ N, χσ(inf, n) = max(χσ(c1, n), χσ(c2,n))(Infimum) (4a)
σ |=ccsl sup , c1 ∨ c2 ⇐⇒ ∀n ∈ N, χσ(sup, n) = min(χσ(c1, n), χσ(c2, n))(Supremum)
(4b)
All the unary expressions are bounded, we only consider here one of them, the Delay: e :=
c $ d, where d ∈ N. This expression models a pure delay. It is used to produce a clock that is
always a given number of ticks d late compared to its original clock. d is a positive integer.
Definition 11 (Delay) The satisfaction rule of Delay for a given schedule σ and for a given
natural number d ∈ N is:
σ |=ccsl del , c $ d ⇐⇒ ∀n ∈ N, χσ(del, n) = max(χσ(c, n)− d, 0)(Delay) (5)
To help the reader understand the semantics of the expressions, Figure 1 gives an example
of schedule σ that satisﬁes several expressions. Check marks represent the steps where a given
clock ticks.
3.2 Composition
Definition 12 (CCSL specification satisfaction) A schedule σ satisﬁes a ccsl speciﬁcation
SPEC, iﬀ it satisﬁes all of its constraints: σ |=ccsl SPEC ⇔ (∀rel ∈ Rel, σ |=ccsl rel)∧ (∀def ∈
Def, σ |=ccsl def)
Inria
State-based representation of CCSL operators 7
step 1 2 3 4 5 6 7
c1 X X X
c2 X X X X
u , c1 + c2 X X X X X X
i , c1 ∗ c2 X
inf , c1 ∧ c2 X X X X
sup , c1 ∨ c2 X X X
d , c2 $ 2 X X
Figure 1: An example of schedule σ
Definition 13 (Bounded CCSL relations) For a given ccsl speciﬁcation SPEC, a rela-
tion r ∈ Rel is bounded iﬀ (σ |=ccsl SPEC) =⇒ (∃m ∈ N, ∀n ∈ N, |χσ(left(r), n) −
χσ(right(r), n)| ≤ m).
Note that, by deﬁnition of Causality and because of Proposition 1, we always have op(r) ∈
{ ≺ , 4 } =⇒ ∀n ∈ N, χσ(left(r), n)− χσ(right(r), n) ≥ 0, so we do not have to worry about
ﬁnding a lower bound.
Definition 14 (Bounded CCSL expressions) For a given ccsl speciﬁcation SPEC, a bi-
nary expression e ∈ BinExpr is bounded iﬀ (σ |=ccsl SPEC) =⇒ (∃m ∈ N, ∀n ∈ N, |χσ(first(e), n)−
χσ(second(e), n)| ≤ m)). Unary expressions are always bounded.
In [8], we have shown that the behavior of a ccsl speciﬁcation was captured by the synchro-
nized product of the transition systems for each constraint. Obviously, when all the composed
transition systems are ﬁnite, then the result is necessarily ﬁnite. However, the result can also be
ﬁnite when some of the composed transition systems have an inﬁnite number of states. This is
because we only consider the states that are reachable. So safety amounts to having only a ﬁnite
number of states in the product reachable from the initial state. This is equivalent to being able
to bound the counters used in unbounded constraints.
Let us illustrate that on a simple example. Consider, for instance the following ccsl speci-
ﬁcation: (c1 ≺ c2) ∧ (c′1 , c1 $ 1) ∧ (c2 ≺ c
′
1). In this speciﬁcation, the second constraint
(Delay) is bounded, but the two others are unbounded. However, the result is still considered
to be safe since there is only a ﬁnite number of reachable states in the synchronized product
as shown in Figure 2. This comes from the fact that counters used in the two Precedences are
bounded by the Delay of the second constraint. This particular composition pattern is frequently
used and is called Alternation.
s0 s1 s2
〈c1〉 〈c2〉
〈c1, c
′
1〉
Figure 2: A safe composition of unbounded constraints
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Definition 15 (Safe CCSL specification) A ccsl speciﬁcation is safe iﬀ ∀σ, σ |=ccsl SPEC:
• all the relations are bounded: ∀r ∈ Rel, r is bounded,
• all the binary expressions within a clock deﬁnition are bounded: ∀e ∈ BinExpr, e is bounded
Definition 16 (Bounded precedence) We deﬁne a new composite ccsl constraint called Bounded
precedence by the following satisfaction rule (n ∈ N):
stσ |=ccsl c1 ≺n c2 ⇐⇒ (Boundedprecedence)
σ |=ccsl c1 ≺ c2
∧ σ |=ccsl c
′
1 , c1 $ n
∧ σ |=ccsl c2 ≺ c
′
1
We call alternation the case where n = 1:
σ |=ccsl c1 ∼ c2 ≡ σ |=ccsl c1 ≺1 c2(Alternation)
Proposition 2 (The bounded precedence is safe) Let c = c1 ≺d c2, constraint c is safe.
Proof of Proposition 2 Let us take a σ such that σ |=ccsl c1 ≺d c2. The ﬁrst constraint gives
∀n ∈ N, χσ(c1, n) − χσ(c2, n) ≥ 0. The third one gives ∀n ∈ N, χσ(c2, n) − χσ(c′1, n) ≥ 0, so
∀n ∈ N, χσ(c1, n) − χσ(c′1, n) ≥ 0. For the speciﬁcation to be bounded, we need to show that
∃m ∈ N, ∀n ∈ N, |χσ(c1, n)− χσ(c′1, n)| ≤ m.
If χσ(c1, n) ≤ d, then Eq. 5 gives χσ(c
′
1, n) = 0 and therefore χσ(c1, n)− χσ(c
′
1, n) ≤ d.
If χσ(c1, n) ≥ d, then Eq. 5 gives χσ(c′1, n) = χσ(c1, n)−d and also χσ(c1, n)−χσ(c
′
1, n) ≤ d.
3.3 Safety issues
We consider an abstraction of the ccsl speciﬁcation that we call a causality clock graph. Indeed,
Causality is the foundational construct that introduces unbounded integers in a ccsl speciﬁcation.
Then, we use this abstraction to show that counters included in Precedence, Causality, Infimum and
Supremum constraints are bounded. For that purpose, we consider the causal relations includes
in a ccsl speciﬁcation, but we also consider causal relations induced by other constraints. The
causality clock graph captures all the causal relations, whether directly speciﬁed or induced. The
remainder of this subsection discusses the induced causal relations.
Definition 17 (Causality clock graph) A Causality clock graph (CCG) is a directed graph
D = (C, A,∆). C is a set of nodes denoting clocks. A ⊂ C × C is a set of arcs (directed edges).
∆ ⊂ C × C is a set of counter-arcs between two clocks.
In a CCG, an arc a = (c1, c2) is directed from c1 to c2 and denotes a causality c1 4 c2. A
counter-arc δ = (c1, c2) is used to identify a constraint that would generate an inﬁnite number
of states if left unbounded. To each counter-arc δ = (c1, c2), we associate a function δ
c2
c1
:
δc2c1 : N→ N
n 7→ χσ(c1, n)− χσ(c2, n)
The safety analysis must show that for each counter-arc, for each schedule σ, ∃m ∈ nat, ∀n ∈
N, |δc2c1 (n)| ≤ m.
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Definition 18 (Complete causality clock graph) Given a ccsl speciﬁcation SPEC, a causal-
ity clock graph DSPEC is complete with regards to SPEC when all the causal relations implied
by SPEC are captured in the graph and only those relations. ∀σ, σ |=ccsl SPEC, ∀(c1, c2) ∈ C×C,
(∃d ∈ nat, ∀n ∈ N, δc2c1 (n) ≥ −d⇔ (c1, c2) is an arc in DSPEC)
The notion of completeness is necessary to show that no causal relation has been ‘forgotten’
in the graph. It means that as soon as a constraint implies that the counter between two clocks
can be bounded (either with a lower or an upper bound) then (and only then) there should be
a counter-arc in the causality clock graph. Indeed, if arcs are missing, then the safety analysis
might conclude that a graph is not safe, while a ccsl speciﬁcation is actually safe.
3.4 Building the causality clock graph
Obviously, the constraint c1 4 c2 always induces a lower bound. For the ccsl speciﬁcation to be
bounded, we need to establish an upper bound. An arc from c1 to c2 denotes that we have a lower
bound (∀n ∈ N, δc2c1 (n) ≥ 0). A counter-arc between c1 and c2 denotes that we need to establish
the upper bound. More formally, for a given ccsl speciﬁcation SPEC, we build the causality
clock graph DSPEC = (C, A,∆) such that ∀r ∈ Rel, op(r) = 4 =⇒ (left(r), right(r)) ∈
A ∧ (left(r), right(r)) ∈ ∆.
Building arcs only for these relations would lead to an incomplete graph. Other bounds
are indeed indirectly induced by most ccsl constraints. The ﬁrst obvious example is given
by Proposition 1. Hence, every Precedence also leads to an arc and a counter-arc in the CCG.
∀r ∈ Rel, op(r) = ≺ =⇒ (left(r), right(r)) ∈ A ∧ (left(r), right(r)) ∈ ∆.
In the remainder of this section, the other implied causality relations are discussed.
The ﬁrst family of implications comes from the relationship between Subclocking and Causality.
Proposition 3 (Subclocking implies causality) When c1 is a subclock of c2 then c2 is faster
than c1: σ |=ccsl c1 ⊂ c2 =⇒ σ |=ccsl c2 4 c1
Proof of Proposition 3 By recursion on χσ.
HR(n) = χσ(c2, n) ≥ χσ(c1, n).
HR(0) is true since χσ(c2, 0) = χσ(c1, 0) = 0.
Assume HR(n-1).
• If c1 /∈ σ(n)∧c2 /∈ σ(n) then χσ(c1, n) = χσ(c1, n−1)∧χσ(c2, n) = χσ(c2, n−1) then HR(n).
• If c1 /∈ σ(n)∧ c2 ∈ σ(n) then χσ(c1, n) = χσ(c1, n− 1)∧χσ(c2, n) = χσ(c2, n− 1)+ 1 then
HR(n).
• If c1 ∈ σ(n) then c2 ∈ σ(n) and χσ(c1, n) = χσ(c1, n−1)+1∧χσ(c2, n) = χσ(c2, n−1)+1
then HR(n)
Eq. 1a forbids the fourth case.
From Proposition 3, we deduce that we need to build an arc in the CCG from c2 to c1 every
time we ﬁnd a constraint of the form c1 ⊂ c2. However, because this constraint is bounded (see
Deﬁnition 13), we do not build any counter-arc in that case.
All the expressions based on Subclocking, i.e.,Union and Intersection, also imply some causality
relations. Here again, the constraints are bounded relations and consequently, no counter-arc is
added to the CCG. Let us show these implications.
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Proposition 4 (Union and subclocking) A clock is always a subclock of the union of itself
with any other clock: σ |=ccsl u , c1 + c2 =⇒ (σ |=ccsl c1 ⊂ u ∧ σ |=ccsl c2 ⊂ u).
Proof of Proposition 4 Let us assume σ |=ccsl u , c1 + c2.
(c1 ∈ σ(n) =⇒ (c1 ∈ σ(n) ∨ c2 ∈ σ(n)) =⇒ u ∈ σ(n)) =⇒ σ |=ccsl c1 ⊂ u.
(c2 ∈ σ(n) =⇒ (c1 ∈ σ(n) ∨ c2 ∈ σ(n)) =⇒ u ∈ σ(n)) =⇒ σ |=ccsl c2 ⊂ u.
Corollary 1 (Union and causality) The union of two clocks is faster than both clocks:
σ |=ccsl u , c1 + c2 =⇒ (σ |=ccsl u 4 c1 ∧ σ |=ccsl u 4 c2).
The corollary comes directly from Propositions 3 and 4.
Proposition 5 (Intersection and subclocking) The intersection of two clocks is a subclock
of both clocks: σ |=ccsl i , c1 ∗ c2 =⇒ (σ |=ccsl i ⊂ c1 ∧ σ |=ccsl i ⊂ c2).
Proof of Proposition 5 Let us assume σ |=ccsl i , c1 ∗ c2.
(i ∈ σ(n) =⇒ (c1 ∈ σ(n) ∧ c2 ∈ σ(n)) =⇒ c1 ∈ σ(n)) =⇒ σ |=ccsl i ⊂ c1.
(i ∈ σ(n) =⇒ (c1 ∈ σ(n) ∧ c2 ∈ σ(n)) =⇒ c2 ∈ σ(n)) =⇒ σ |=ccsl i ⊂ c2.
Corollary 2 (Intersection and causality) The intersection of two clocks is slower than both
clocks: σ |=ccsl i , c1 ∗ c2 =⇒ (σ |=ccsl c1 4 i ∧ σ |=ccsl c2 4 i).
Here again, the corollary comes directly from Propositions 3 and 5.
To be complete, one should also show that Union (resp. Intersection) does not imply any
causality relations between the clocks themselves but only between the union clock u (resp. the
intersection clock i) and the clocks c1 and c2. To do so, consider a schedule, where c1 would tick
alone. None of the binary relations can prevent c1 from ticking and thus, the distance between
c1 and c2 can grow inﬁnitely large, thus preventing from having an upper bound. If now, we
consider a schedule were c2 ticks alone and c1 never ticks, then such a schedule does not violate
an union or intersection constraint and still prevents us from having a lower bound.
The next step is to determine what causality relations are implied by expressions Infimum and
Supremum.
Proposition 6 (Infimum and causality) The inﬁmum of two clocks is always faster than
both clocks: σ |=ccsl inf , c1 ∧ c2 =⇒ (σ |=ccsl inf 4 c1 ∧ σ |=ccsl inf 4 c2).
Proof of Proposition 6 Let us assume σ |=ccsl inf , c1 ∧ c2.
(χσ(inf, n) = max(χσ(c1, n), χσ(c2,n)) =⇒ χσ(inf, n) ≥ χσ(c1, n)) =⇒ σ |=ccsl inf 4 c1.
Similarly, χσ(inf, n) ≥ χσ(c2, n)) =⇒ σ |=ccsl inf 4 c2.
Proposition 7 (Supremum and causality) The supremum of two clocks is always slower
than both clocks: σ |=ccsl sup , c1 ∨ c2 =⇒ (σ |=ccsl c1 4 sup ∧ σ |=ccsl c2 4 sup):
Proof of Proposition 7 Let us assume σ |=ccsl sup , c1 ∨ c2.
(χσ(sup, n) = min(χσ(c1, n), χσ(c2,n)) =⇒ χσ(c1, n) ≥ χσ(sup, n)) =⇒ σ |=ccsl c1 4 sup.
Similarly, χσ(c2, n) ≥ χσ(sup, n)) =⇒ σ |=ccsl c2 4 sup.
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c1
c2
inf supδc2c1
Figure 3: Causality Clock Graph for Infimum and Supremum.
The same reasoning as for the Union and Intersection can be used again to show that there is
no causality relation between c1 and c2 imposed by either Infimum or Supremum. However, these
binary expressions are unbounded (see Deﬁnition 14), then we need to add a counter-arc (c1, c2)
in the CCG (see Figure 3). We know that inf is faster than both c1 and c2 but we need to bound
the counter δc2c1 between c1 and c2. Similarly, we know that both c1 and c2 are faster than sup.
The last step is to consider the unary expression Delay.
Proposition 8 (Delay and causality) A clock is always faster than any clock that is delayed
from it: ∀d ∈ N, σ |=ccsl del , c $ d =⇒ 0 ≥ δcdel ≥ −d
Proof of Proposition 8 If χσ(c, n) ≤ d then Eq. 5 =⇒ χσ(del, n) = 0. Otherwise, χσ(del, n) =
χσ(c, n)− d. In both cases, 0 ≥ δcdel ≥ −d.
From Proposition 8, we can deduce that we have both a lower and an upper bound, therefore
we must add two arcs: one from c to del and one from del to c. Since the constraint is bounded,
no counter-arc must be added in the CCG.
4 A state-based semantics for CCSL operators
This section gives a formal deﬁnition of ccsl operators in terms of labeled transition systems.
Some of the ccsl operators require an inﬁnite number of states.
4.1 CCSL clocks and relations
Definition 19 (Labeled Transition System) A Labeled Transition System [9] over a set A
of actions is deﬁned as a tuple A = 〈S, T, s0, α, β, λ〉 where
• S is a set of states,
• T is a set of transitions,
• s0 ∈ S is the initial state,
• α, β : T → S denote respectively the source state and the target state of a transition,
• λ : T → A denotes the action responsible for a transition,
• the mappings 〈α, λ, β〉 : T → S ×A× S are one-to-one so that T is a subset of S ×A× S.
In the context of ccsl, the actions are clocks. For each ccsl clock c, we build the Labeled
Transition System Clockc = 〈S, T, α, β, λ〉 over Ac = {c, ǫ} such that
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• S = {s}, T = {t, e}, s0 = s,
• α(t) = α(e) = β(t) = β(e) = s,
• λ(t) = c and λ(e) = ǫ.
The ǫ action allows for doing nothing. This is to allow composition with other LTSs. Clocka is
given in Figure 4.a as an illustration.2
Definition 20 (Synchronization constraint) Given n sets of actions A1, . . . , An, a syn-
chronization constraint is a subset I of A1 × . . .×An.
Definition 21 (Synchronized product) If, for i = 1, . . . , n, Ai = 〈Si, Ti, s0i,
αi, βi, λi〉 is a labeled transition system over Ai, and if I ⊆ A1 × . . .× An is a synchronization
constraint, the synchronized product [9] of Ai with respect to I is the labeled transition system
〈S, T, s0, α, β, λ〉 over the set I deﬁned by
• S = S1 × . . .× Sn, s0 = s01 × . . .× s0n,
• T = {〈t1, . . . , tn〉 ∈ T1 × . . .× Tn|〈λ1(t1), . . . , λn(tn)〉 ∈ I},
• α(〈t1, . . . , tn〉) = 〈α1(t1), . . . , αn(tn)〉,
• β(〈t1, . . . , tn〉) = 〈β1(t1), . . . , βn(tn)〉,
• λ(〈t1, . . . , tn〉) = 〈λ1(t1), . . . , λn(tn)〉.
Synchronization constraints allow for capturing the semantics of ccsl polychronous opera-
tors. In this section, we focus on ccsl (binary) relations.
Relation 1 (Coincidence) Given two clocks c1 and c2, coincidence c1 = c2 is the syn-
chronized product of Clockc1 and Clockc2 with respect to the synchronization constraint I =
{〈c1, c2〉, 〈ǫ, ǫ〉} (Fig. 4.b).
Relation 2 (Subclocking) ccsl subclock (c1 ⊂ c2) is the synchronized product of Clockc1
and Clockc2 with respect to the synchronization constraint I = {〈c1, c2〉, 〈ǫ, c2〉, 〈ǫ, ǫ〉} (Fig. 4.c).
Relation 3 (Exclusion) Figure 4.d illustrates ccsl excludes (c1 # c2) deﬁned as the syn-
chronized product of Clockc1 and Clockc2 with respect to the synchronization constraint I =
{〈c1, ǫ〉, 〈ǫ, c2〉, 〈ǫ, ǫ〉}.
4.2 CCSL bounded expressions
In ccsl, expressions allow for the creation of new clocks based on existing ones. Expressions
can also be represented as labeled transition systems. Union and intersection are two simple
examples of ccsl expressions.
Expression 1 (Union) u , c1 + c2 (u is the union of c1 and c2) is represented by the syn-
chronized product of Clockc1, Clockc2 and Clocku with respect to the synchronization constraint
I = {〈c1, c2, u〉, 〈c1, ǫ, u〉, 〈ǫ, c2, u〉, 〈ǫ, ǫ, ǫ〉} (Fig. 5.a).
Expression 2 (Intersection) i , c1.c2 (i is the intersection of c1 and c2) is represented by
the synchronized product of Clockc1, Clockc2 and Clocki with respect to the synchronization
constraint I = {〈c1, c2, i〉, 〈c1, ǫ, ǫ〉, 〈ǫ, c2, ǫ〉, 〈ǫ, ǫ, ǫ〉} (Fig. 5.b).
Inria
State-based representation of CCSL operators 13
a 〈c1, c2〉 〈c1, c2〉
〈ǫ, c2〉
〈c1, ǫ〉
〈ǫ, c2〉
(a) Clocka (b) c1 = c2 (c) c1 ⊂ c2 (d) c1 # c2
Figure 4: Primitive CCSL relations as Labeled Transition Systems
〈c1, c2, u〉
〈ǫ, c2, u〉〈c1, ǫ, u〉
〈c1, c2, i〉
〈ǫ, c2, ǫ〉〈c1, ǫ, ǫ〉
(a) u is the union of c1 and c2 (b) i is the intersection of c1 and c2
Figure 5: Union and intersection of clocks
Those two expressions are stateless (one state). Other expressions are stateful and require
building dedicated LTS to express their semantics.
Expression 3 (Binary delay) The binary delay (delayed , base $ n) is represented by a
dedicated labeled transition system Delay(n) = 〈S, T, s0, α, β, λ〉 over A = {init, steady, ǫ} with
n+ 1 states such that
• S = {d0, d1, . . . , dn}, T = {t0, t1, . . . , tn, e0, . . . , en}, s0 = d0,
• α(ti) = di and α(ei) = di for i ∈ {0 . . . n},
• β(ti) = di+1 for i ∈ {0 . . . n} and β(tn) = dn,
β(ei) = di for i ∈ {0 . . . n},
• λ(ti) = init for i ∈ {0 . . . n− 1} and λ(tn) = steady and λ(ei) = ǫ for i ∈ {0 . . . n}.
init denotes a preliminary phase during which the base clock must tick alone. steady is a
phase where both clocks base and delayed become synchronous for ever. Figure 6 gives as an
illustration the resulting transition systems to denote b , a $ 1 (actions init and steady are
hidden).
d0 d1
〈a, ǫ〉
〈a, b〉
Figure 6: Binary delay: b , a $ 1
The binary delay is a particular case of a more general synchronous expression called FilteredBy
(denoted H). f , c H u.(v)ω deﬁnes the clock f as a subclock of c according to two binary
words u and v.
2The ǫ transitions are not shown to simplify the drawings. In all the presented LTSs, it is always possible to
do nothing by remaining in the same state.
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Definition 22 (Binary word) A binary word w is a function, w : N>0 → {0, 1,⊥}, such that
(∃l ∈ N>0, w(l) = ⊥) =⇒ ((∀i > l)(w(i) = ⊥)).
Definition 23 (Length of a binary word) If w is a binary word, len(w) (denoted |w|) is
called its length. len : (N>0 → {0, 1,⊥}) → N ∪ {ω}. If ∀i ∈ N>0, w(i) 6= ⊥ then |w| = ω and
w is said to be an inﬁnite word, otherwise w is a ﬁnite word. When w is ﬁnite, |w| = min(i ∈
N, w(i + 1) = ⊥).
Definition 24 (Exponentiation of a binary word) Let n be a positive natural number (n ∈
N>0). Let v be a ﬁnite binary word. w = v
n is a ﬁnite binary word such that |w| = n ∗ |v| and
∀i ∈ 1..n, ∀j ∈ {1..|v|}, w(i ∗ j) = v(j).
Definition 25 (Infinitely periodic binary word) Let v be a ﬁnite binary word. w = (v)ω is
an inﬁnite binary word such that ∀i ∈ N, ∀j ∈ {1..|v|}, w(i ∗ |v|+ j) = v(j).
Definition 26 (Concatenation of binary words) Let u and v be two binary words, u is ﬁ-
nite. w = u.v is a binary word such that (i ≤ |u| =⇒ w(i) = u(i))∧(i > |u| =⇒ w(i) = v(i− |u|)),
∀i ∈ N>0. If v is inﬁnite, then w is inﬁnite. If v is ﬁnite, then w is ﬁnite and such that
|w| = |u|+ |v|.
Expression 4 (Filtering) If u and v are two ﬁnite binary words, the LTS for ccsl expression
FilteredBy is deﬁned as follows. f , c H u.(v)ω is the LTS Filter(u, v) = 〈S, T, s0, α, β, λ〉 over
A = {zero, one, ǫ} with n+ 1 states s.t.,
• S = {s1, . . . , s|u|+|v|}, T = {t1, . . . , t|u|+|v|, e1, . . . , e|u|+|v|}, s0 = s1,
• α(ti) = si for i ∈ {1 . . . |u|+ |v|},
• β(ti) = si+1 for i ∈ {1 . . . |u|+ |v| − 1} and β(t|u|+|v|) = s|u|+1,
• λ(ti) = zero if u(i) = 0 and λ(ti) = one if u(i) = 1, for i ∈ {1 . . . |u|}
• λ(ti+|u|) = zero if v(i) = 0 and λ(ti+|u|) = one if v(i) = 1, for i ∈ {1 . . . |v|}
• α(ei) = si and β(ei) = si and λ(ei) = ǫ for i ∈ {1 . . . |u|+ |v|}.
The label one denotes instants where both f and c tick together. The label zero when c
ticks alone. Actually, Delay is just a particular case of ﬁlter with u = 0n and v = 1. Another
interesting special case is when u = 0d and v = 1.0p−1, for d ∈ N>0 and p ∈ N. This deﬁnes a
periodic pattern Periodic(d, p), where d is called the oﬀset and p the period. Delay(n) is also
a particular periodic case with an oﬀset of n and a period of 1.
Figure 7 gives an example of a periodic ﬁlter, where b is periodic on a with a period of 3 and
an oﬀset of 1: b , a H 0.(1.0.0)ω.
Expression 5 (Sampling) sampled , trigger sampledOn base is the LTS Sampled = 〈S, T, s0, α, β, λ〉
over A = {base, trig, sample, allǫ} with 2 states such that,
• S = {s1, s2}, T = {b, bs, sa1, sa2, t1, t2, e1, e2}, s0 = s1,
• α(b) = β(b) = s1 and λ(b) = base,
• α(sai) = β(sai) = si and λ(sai) = all for i ∈ {1 . . . 2},
• α(ti) = si and β(ti) = s2 and λ(ti) = trig for i ∈ {1 . . . 2},
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s1 s2 s3 s4
〈a, ǫ〉 〈a, b〉 〈a, ǫ〉
〈a, ǫ〉
Figure 7: Example of periodic ﬁlter with oﬀset: b , a H 0.(1.0.0)ω
• α(bs) = s2 and β(bs) = s1 and λ(bs) = sample,
• α(ei) = β(ei) = si and λ(ei) = ǫ for i ∈ {1 . . . 2}.
SampledOn is an expression that produces a clock s if and only if a trigger has ticked since
the previous tick of a sampling clock (base). Labels base and trig respectively denote instants
where clocks base and trigger tick alone. Label sample denotes instants where both clocks base
and sampled tick simultaneously. Label all denotes instants where all the three clocks base,
trigger and sampled tick simultaneously.
Figure 8 gives the LTS for the sampling operator.
s1 s2
〈base, ǫ, ǫ〉 〈ǫ, trigger, ǫ〉
〈base, trigger, sampled〉
〈base, ǫ, sampled〉
〈ǫ, trigger, ǫ〉
〈base, trigger, sampled〉
Figure 8: Sampling: sampled , trigger sampledOn base
4.3 Unbounded relations
Unbounded operators can be modeled with labeled transition systems that have an inﬁnite but
countable number of states.
Relation 4 (Precedence) Precedence left ≺ right is a labeled transition system Precedes =
〈S, T, s0, α, β, λ〉 over A = {left, right, both, ǫ} s.t.,
• S = {pi|i ∈ N}, T = {li, ri, lri, ei|i ∈ N}, s0 = pi,
• α(li) = α(ei) = α(lri) = pi ∧ α(ri) = pi+1, ∀i ∈ N,
• β(li) = pi+1 ∧ β(ri) = β(ei) = β(lri) = pi, ∀i ∈ N,
• λ(li) = left ∧ λ(ri) = right ∧ λ(lri) = both ∧ λ(ei) = ǫ, ∀i ∈ N.
Label left denotes instants where clock left must tick alone. Label right denotes instants
where clock right must tick alone. Label both denotes instants where the two clocks must
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tick simultaneously. Figure 9 shows the transition system for the ccsl relation a ≺ b, i.e.,
the synchronized product of Clocka, Clockb and Precedes with respect to the synchronization
constraint I = {〈a, ǫ, left〉, 〈ǫ, b, right〉, 〈a, b, both〉, 〈ǫ, ǫ, ǫ〉} (left, right and both are hidden for
the sake of simplicity).
p0 p1 p2 . . .
〈a, ǫ〉 〈a, ǫ〉
〈a, b〉
〈ǫ, b〉
〈a, ǫ〉
〈a, b〉
〈ǫ, b〉
〈a, b〉
〈ǫ, b〉
Figure 9: CCSL precedence (inﬁnite state LTS): a precedes b.
This operator is called unbounded because the drift between a and b is not bounded, i.e., a
can tick inﬁnitely often without b ticking at all. This operator is not symmetrical. Even though
a is unconstrained, b on the contrary is constrained to be always a little late compared to a. b is
said to be slower than a, or a is faster than b.
4.4 Unbounded expressions
In ccsl, there are two unbounded expressions that constrain neither a nor b: Inf and Sup.
Expression 6 (Infimum) Inf(a, b) is the labeled transition system Inf = 〈S, T, s0, α, β, λ〉
over A = {left, right, both, left_inf, right_inf, ǫ} such that
• S = {si|i ∈ Z}, T = {inci, deci, ti, ei|i ∈ Z}, s0 = s0,
• α(inci) = α(deci) = α(bothi) = α(ei) = si, ∀i ∈ Z,
• β(bothi) = β(ei) = si and β(inci) = si+1 and β(deci) = si−1, ∀i ∈ Z,
• λ(inci) = left_inf if i ≥ 0, and λ(inci) = left if i < 0, ∀i ∈ Z
• λ(deci) = right_inf if i ≤ 0, and λ(deci) = right if i < 0, ∀i ∈ Z
• λ(bothi) = both and λ(ei) = ǫ, ∀i ∈ Z
Inf(a, b) is the slowest clock that is faster than both a and b. In most cases, Inf(a, b) is
neither a nor b but a clock that sometimes tick simultaneously with a (when a is in advance
over b), sometimes it ticks simultaneously with b (when a is late compared to b) and sometimes
it ticks simultaneously with a and b (when none of them precedes the other one). Figure 10
shows the transition systems for i , Inf(a, b). This LTS is inﬁnite on both sides. By deﬁnition
Inf(a, b) 4 a and Inf(a, b) 4 b, which means that if Inf(a, b) is somehow constrained (i.e.,
by a synchronous operator like ﬁlter), then this propagates the constraint on both a and b.
Additionally, the tickings of Inf(a, b) are constrained (and bounded) by all the clocks faster
than either a or b.
Expression 7 (Supremum) Sup(a, b) is a labeled transition system Sup = 〈S, T, s0, α, β, λ〉
over A = {left, right, both, left_sup, right_sup, both_sup, ǫ} such that
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s0 s1 . . .s−1. . .
〈a, ǫ, i〉
〈ǫ, b, i〉
〈a, b, i〉
〈a, ǫ, i〉
〈ǫ, b, ǫ〉
〈a, b, i〉
〈ǫ, b, ǫ〉
〈a, b, i〉
〈a, ǫ, ǫ〉
〈ǫ, b, i〉
〈a, b, i〉
〈a, ǫ, ǫ〉
〈a, b, i〉
Figure 10: ccsl Inf (inﬁnite state LTS): i , Inf(a, b).
• S = {si|i ∈ Z}, T = {inci, deci, ti, ei|i ∈ Z}, s0 = s0,
• α(inci) = α(deci) = α(bothi) = α(ei) = si, ∀i ∈ Z,
• β(bothi) = β(ei) = si and β(inci) = si+1 and β(deci) = si−1, ∀i ∈ Z,
• λ(inci) = left if i ≥ 0, and λ(inci) = left_sup if i < 0, ∀i ∈ Z
• λ(deci) = right if i ≤ 0, and λ(deci) = right_sup if i < 0, ∀i ∈ Z
• λ(bothi) = both if i 6= 0 and λ(ei) = ǫ, ∀i ∈ Z, and λ(both0) = both_sup
Sup(a, b) is deﬁned as the fastest clock that is slower than both a and b. In most cases,
Sup(a, b) is neither a nor b. Figure 11 shows the transition systems for s , Sup(a, b). By
deﬁnition a 4 Sup(a, b) and b 4 Sup(a, b), which means that the constraints imposed on
Sup(a, b) do not directly impact neither a or b. However, whenever a clock c is known to be
slower than either a or b, then it is also slower than Sup(a, b), i.e., (∃c such that a 4 c ∨ b 4
c) =⇒ Sup(a, b) 4 c.
s0 s1 . . .s−1. . .
〈a, ǫ, ǫ〉
〈ǫ, b, ǫ〉
〈a, b, s〉
〈a, ǫ, ǫ〉
〈ǫ, b, s〉
〈a, b, ǫ〉
〈ǫ, b, s〉
〈a, b, ǫ〉
〈a, ǫ, s〉
〈ǫ, b, ǫ〉
〈a, b, ǫ〉
〈a, ǫ, s〉
〈a, b, ǫ〉
Figure 11: ccsl sup (inﬁnite state LTS): s , Sup(a, b).
5 Boundness issues on CCSL specifications
When several ccsl constraints are put in parallel, the composition is deﬁned as the synchronized
product of the LTSs of the operators. However, since some of the LTSs for the primitive operators
are inﬁnite (e.g., Relation 4, or Expressions 6-7), the synchronized product might end up being
inﬁnite. However, even though the product is potentially inﬁnite, in some cases, only a ﬁnite
subset of the synchronized product is reachable from the initial state. We show a case where the
product of inﬁnite LTSs is ﬁnite. The algorithm used in that subsection only terminates when
the product is actually ﬁnite.
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Considering n LTSs such that, for i = 1, . . . , n, Ai = 〈Si, Ti, s0i, αi, βi, λi〉 and one synchro-
nization constraint I ⊆ A1 × . . . × An, the synchronized product of Ai with respect to I is a
labeled transition system 〈S, T, s0, α, β, λ〉 over the set I constructed as described in Algorithm
1.
Algorithm 1 Synchronized product through reachability analysis
Let S ← ∅, T ← ∅,
Let s0← s01 × . . .× s0n
Let S′ ← {s0}
while S’ is not empty {
Let st = st1 × . . .× stn be one element of S′
Let S ← S ∪ {st}
Let S′ ← S′ \ {st}
∀t = 〈t1, . . . , tn〉 ∈ T1 × . . .× Tn such that
(∀i ∈ {1 . . . n})(αi(ti) = sti) and λ1(t1)× . . .× λn(tn) ∈ I {
Let st′ = β1(t1)× . . .× βn(tn)
if st′ /∈ S then S′ ← S′ ∪ {st′}
T ← T ∪ {t}, α(t) = st, β(t) = st′, λ(t) = λ1(t1)× . . .× λn(tn),
}
}
Theorem 5.1 Algorithm 1 terminates if and only if the product has a ﬁnite number of states.
Proof S′ is initialized with one state. At each iteration, one state st is removed from S′ and
added to S. All the outgoing transitions of st are computed. If C is the set of clocks, there
are at most 2|C| outgoing transitions. Some of these transitions may be inconsistent. For each
transition the target state st′ is computed and added to S′ if not already present in S. This
condition guarantees that the same state is not visited twice. The algorithm terminates when
S′ is empty. S′ becomes empty when all the targeted state are already in S (have already been
visited). If the set of reachable states is ﬁnite then when all the states are in S then S′ is
necessarily empty. Therefore, when the set of reachable states is ﬁnite the algorithm terminates.
If there is an inﬁnite number of reachable states, then S′ is never empty and the algorithm never
terminates.
Let us take as an example the following ccsl speciﬁcation: (a ≺ b)∧(a′ , a $ 1)∧(b ≺ a′).
This speciﬁcation is deﬁned as the synchronized product of Precedes (Relation 4), Delay(1)
(Expression 3), Precedes (Relation 4 again).
Initially, s0 = p0 × d0 × p0. The ﬁrst precedes (state p0) imposes b not to tick, the second
precedes (state p0) prevents a
′ from ticking whereas the delay (state d0) only allows a to tick
alone without a′. Therefore the only outgoing transition consists in making a ticks alone going
into the state s1 = p1×d1×p0. At this stage S′ = {s1} and S = {s0}. From s1, the ﬁrst precedes
(state p1) does not impose any constraint while the second one (state p0) still prevents a
′ from
ticking. The delay (state d1) only allows making a and a′ tick simultaneously. Since a′ cannot
tick, then a cannot tick either, so only b can tick leading to state s2 = p0 × d1 × p1. Therefore
S = {s0, s1} and S′ = {s2}. From s2, the ﬁrst precedes prevents b from ticking, the second
relation also prevents b from ticking. The delay only allows a and a′ to tick simultaneously.
Taking this (sole) solution leads to s1, which is already in S, so no new state is added to S′. S′
being therefore empty, the algorithm terminates with S = {s0, s1, s2} (Fig. 12).
This particular construction is very frequent, it has been called Alternation and is denoted
a ∼ b. Increasing the delay from 1 to n makes a particular relation, called bounded prece-
dence and denoted as a ≺n b: a ∼ b ≡ a ≺1 b. Previous works on ccsl were always
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s0 = p0 × d0 × p0 s1 = p1 × d1 × p0 s2 = p0 × d1 × p1
〈a, ǫ, ǫ〉 〈ǫ, b, ǫ〉
〈a, ǫ, a′〉
Figure 12: CCSL alternation: synchronized product of two precedences and one delay
assuming a bound for all ccsl operators, whereas here the bound is computed by reachability
analysis. However, the (semi) algorithm sketched above may not terminate when the synchro-
nized product is not ﬁnite.
6 Example: CCSL for capturing the architecture, applica-
tion and allocation
To illustrate the approach, we take an example inspired by [10], that was used for ﬂow latency
analysis on AADL3 speciﬁcations [11]. However, with ccsl we are conducting diﬀerent kinds of
analyses, section 7 discusses some common points with classical real-time scheduling analysis.
6.1 Application
Figure 13 (on the top) considers a simple application described as a uml structured class. This
application captures two inputs in1 and in2, performs some calculations (step1, step2 and step3)
and then produces a result out. This application has the possibility to compute step1 and step2
concurrently depending on the chosen execution platform. This application runs in a streaming-
like fashion by continuously capturing new inputs and producing outputs.
t1 t2
100 Hz 50 Hzad application
step1
step2
step3
sharedMemory
in1
in2
out
Figure 13: Simple application
To abstract this application as a ccsl speciﬁcation, we assign one clock to each action. The
clock has the exact same name as the associated action (e.g., step1). We also associate one clock
3AADL stands for Architecture & Analysis Description Language
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with each input, this represents the capturing time of the inputs, and one clock with the produc-
tion of the output (out). The successive instants of the clocks represent successive executions of
the actions or input sensing time or output release time. The basic ccsl speciﬁcation is:
in1 4 step1 ∧ step1 ≺ step3 (6)
in2 4 step2 ∧ step2 ≺ step3 (7)
step3 4 out (8)
Eq. 6 speciﬁes that step1 may begin as soon as an input in1 is available. Executing step3 also
requires step1 to have produced its output. Eq. 7 is similar for in2 and step2. Eq. 8 states that
an output can be produced as soon as step3 has executed. Note that ccsl precedence is well
adapted to capture inﬁnite FIFOs denoted on the ﬁgure as object nodes. Such a speciﬁcation
is clearly unbounded, therefore TimeSquare cannot perform any kind of exhaustive analysis and
can only produce a particular schedule that matches the speciﬁcation (see Fig. 14).
Figure 14: A valid schedule for the application part of Fig. 13
One way to reduce the state-space is to bound the drift between the inputs and the outputs.
This means limiting the parallelism by slowing down the production of outputs when several
computations are still on-going. This can easily be done by adding a ccsl constraint like Eq. 9.
Sup(in1, in2) ∼ out (9)
The eﬀect of this constraint can be seen on Figure 15. Looking carefully at this schedule, we
can note that the arrival of in2 has been slown down to avoid large accumulation of computations.
For instance, the third occurrence of in2 is delayed after the second occurrence of out. However,
we can see that the input in1 keeps arriving at a fast rate allowing executions of step1. However,
the execution of step3 is stalled after the corresponding occurrence of in2 has been dealt with
by step2 as required by Eq. 7.
Figure 15: Another valid schedule for the application part of Fig. 13
Reachability analysis as described in Section 5 tells us that the composition is still not
bounded because bounds on Sup(in1, in2) do not imply bounds on both in1 and in2. To have
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a complete ﬁnite systems, we can for instance replace Eq. 9 by Eq. 10.
Inf(in1, in2) ∼ out (10)
By doing so, our reachability analysis algorithm converges and produces a bounded state-
space shown in Figure 16 4. We have removed in1, in2, and out since they were just adding
interleaving without oﬀering more actual parallelism in the execution of actions.
s0 s1
s2
s3
〈step1, ǫ, ǫ〉
〈step1, step2, ǫ〉
〈ǫ, step2, ǫ〉
〈ǫ, ǫ, step3〉
〈ǫ, step2, ǫ〉
〈st
ep1
, ǫ,
ǫ〉
Figure 16: Synchronized product of Eqs. 6-8 and Eq. 10.
This kind of analysis is useful to detect invalid ccsl speciﬁcations. For instance, had we
replaced Eq. 9 by Eq. 11 instead of Eq. 10, we would have obtained a ﬁnite result but with a
typical case of deadlock in ccsl. Indeed, if from the initial state s0, we decide to ﬁre in1 (resp.
in2) alone, then Eq. 11 prevents in1+in2 from ticking again before out ticks. But since in2 (resp.
in1) was not produced and therefore step2 was not executed, then step3 cannot execute either
since it requires both step1 and step2. If step3 cannot execute, then out cannot be produced,
which then results in a deadlock.
in1 + in2 ∼ out (11)
6.2 Execution platform and allocation
Once the application is designed, then ccsl can also be used to capture the execution platform.
Figure 13 (bottom part) shows the selected execution platform: two tasks with diﬀerent activation
periods. The basic ccsl speciﬁcation of the execution platform is given as follows:
t1 , ms H (1.09)ω (12)
t2 , t1 H (1.0)ω (13)
Eq. 13 is a pure logical relationship between t1 and t2 that states that thread t2 is twice
slower than thread t1, i.e., it is periodic on t1 with period 2 and oﬀset 0. Eq. 12 is also a
periodic relation, but relative to ms, a particular clock that denotes milliseconds. Being periodic
on ms with a period of 10 makes t1 a 100 Hz clock and therefore t2 a 50 Hz clock.
When the execution platform is speciﬁed, the remaining task is to map the application onto
the execution platform. In marte, this is done through an allocation. In ccsl, this is done by
4The algorithm is available as an Eclipse update site on
http://timesquare.inria.fr/sts/update_site/
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s0 s1
s2
s3
〈step1, ǫ, ǫ〉
〈step1, step2, ǫ〉
〈ǫ, step2, ǫ〉
〈ǫ, ǫ, step3〉
Figure 17: Synchronous products of Eqs. 6-8 and Eq. 11.
reﬁning the two speciﬁcations with new constraints that specify this allocation. Since both step2
and step3 are allocated on the same thread, then their execution is exclusive (Eq. 14). Then,
the thread being periodic, the inputs are sampled according to the period of activation of the
threads (Eqs. 15-16). Then step3 needs inputs from both step1 and step2 before executing but
it can execute only according to the sampling period of t1 since step3 is allocated to t1 (Eq. 17).
Finally, all steps can only execute when their input data have been sampled (Eq. 18).
step2 # step3 (14)
in1_s , in1 sampledOn t1 (15)
in2_s , in2 sampledOn t2 (16)
d3_s , Inf(step1, step2) sampledOn t1 (17)
in1_s 4 step1 ∧ in2_s 4 step2 ∧ d3_s 4 step3 (18)
All these new constraints do not change anything on the ﬁniteness of the whole system. They
only reduce the set of possible executions. If the application speciﬁcation was ﬁnite, then its
allocated version is still ﬁnite. If it was inﬁnite, they it remains inﬁnite. Whether it is ﬁnite or
not, timesquare can produce an execution of this speciﬁcation (see Fig. 18). On this schedule
the dashed arrows denote precedence relations, while the (red) vertical lines denote coincidence
relations. Note that the fact that ms is a physical clock does not impact the calculus, it only
impacts the visual representation of the schedule.
7 Related work
The transformation of ccsl into labeled transition systems has already been attempted in [12,
13]. However, in those attempts, the ccsl operators were bounded because the underlying
model-checkers cannot deal with inﬁnite labeled transition systems. The purpose of this work is
to deal with unbounded operators.
In [14], there was an initial attempt to provide a data structure suitable to capture inﬁnite
transition systems based on a lazy evaluation technique. A similar structure could be used in our
case except that we consider clocks with only two states (instead of three): tick or stall. Clock
death is still to be further explored.
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Figure 18: A valid schedule for the allocated application (Fig. 13)
The kind of applications addressed in section 6 is very close to models usually used in real-
time scheduling theories. However, such theories usually rely on task models that abstract real
applications. Originally they were rather simple (e.g., independent periodic tasks only for Rate
Monotonic Analysis). Always more sophisticated models now appear in the literature. They
are all based on numerous distinct parameters, providing numerical constraint values for timing
aspects (dispatch time, period, deadline, jitter drift. . . ). Tasks are considered as iterations of
jobs (or jobs as instances of tasks). In our view, the successive timing values for characteristic
feature of successive jobs can each be seen as a logical clock, and the time constraint relations
between such clocks are usually expressed as simple equalities and bounded inequalities that fall
well into the range of ccsl constructs descriptive power.
Classical (non real-time) scheduling, on its side, provides generally models where the initial
constraints are less on timing and more on dependencies or on exclusive resource allocation. But
resulting schedules are almost always of modulo periodic nature, here again matching the ccsl
expressiveness.
Usually, authors [15, 16, 17] rely on "physical-by-nature" timing, found in theoretical models
such as Timed Automata [18]. The distinctive diﬀerence is that timed automata assume a global
physical time. Timed events are then constrained by value relations between so-called clocks (a
diﬀerent notion from our logical clocks), which are devices measuring physical time as it elapses.
Our work also bears some similarity with previous attempts by Alur and Weiss [19, 20],
which deﬁne schedules as inﬁnite words expressed in regular expressions and then construct
corresponding Büchi automata.
RR n° 8334
24 Mallet et al.
8 Conclusion
We have presented a state-based semantics of a kernel subset of ccsl, a language that relies
on logical clocks to express logical and temporal constraints. Each ccsl operator (relation or
expression) is deﬁned as a label transition system, that may have either a ﬁnite or inﬁnite number
of states. The parallel composition of ccsl constraints is deﬁned as the synchronized product
of the primitive label transition systems. A (semi)algorithm is proposed to actually build the
synchronized product of inﬁnite transition systems by assuming that only a ﬁnite number of
states are accessible in the product. The algorithm only terminates on that condition. The
work presented here improves on previous attempts to support exhaustive analyses of ccsl
speciﬁcations. Indeed, previous works were only considering a priori bounded ccsl operators to
guarantee the ﬁniteness of the composition, while here no assumption is made on the boundness
of primitive operators.
As a future work, we should extend and prove that data ﬂow process networks can actually
be used to detect ﬁnite compositions of any unbounded ccsl operators. Whereas it is pretty
much clear that synchronous operators and regular asynchronous operators (like precedes, inf,
sup) are always covered by synchronous data ﬂow graphs, it is much less clear for mix operators
like sampledOn.
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